
SD Card Hacking

The Exploration and Exploitation of an SD Memory Card

bunnie & xobs 30c3

Origin: Searching for Fakes




Card Teardowns




Solution: managed Flash

- Small embedded controller in every "managed Flash" device
 - 8051 or ARM7 CPU
 - 4-8mm^2 silicon = ~\$0.15-\$0.30 cost add-on
 - Compare to Flash die area = 100mm^2,
 \$2.90 cost
 - Compare to test cost, wafer-scale tester
 \$1mm = ~\$0.45 for a 30 second test
 (assuming 24 month lifetime and usage 24x7x365)




Faking Reliability


- Flash memory is "unreliable"
 - You are not storing data, you are storing probabilistic approximation of your data
 - Workaround: computational error correction (ECC)




Also, Bad Blocks

- TLC/MLC Flash price is < 0.1nano\$/bit
 - Only achievable because every piece of silicon fabricated is sold, regardless of fabrication errors – nothing is thrown away
 - Work around: bad block remapping
 - In some cases, over 80% of blocks are bad (e.g. 16GiB chip sold as 2GiB)
 - Also, blocks go bad with P/E cycles







• Considering:

- Flash geometry changes every 12-18 mos
 - New ECC rules
 - New page size, block mapping
 - Intensely cost-sensitive market
 - Lowest cost, highest performing Flash chips are proprietary

The Concern

- This is the set up for a MITM attack
- What runs on the microcontroller? Can it be hacked? Can I trust my Flash memory?



Fakes Turn In; New Quest: Hack an SD Card


- Find and hack an SD card
 - Control the micro to make an LED flash, at a bare minimum
 - Challenge: no public docs available on controllers
- Our story
 - Hardware tools developed to inspect, learn, and hack SD cards
 - Software tools and static code analysis to discover back doors and controller structure




Step 1: Acquire targets




SD Cards Ahoy





Card Survey




What's inside









Easy mode decap




Taps: gen 1 monolithic



Taps Gen2



Taps: gen 2, monolithic and discrete



Tap in-system




Tapping system diagram

•Capabilities:

-Flash ROM emulation

- •DDR3 as Flash
- Dual-port implementation, mod and read on the fly
- -Interface logging
 - •Trace capture of SD and Flash interface transactions



ROM reader




Identifying a target

- Discrete implementation more hacking options than monolithic
- SLC memory (unscrambled, trivially readable)
 - Easy to check for strings: "China Buildwin SD Controller, Anti-Japig, Author: Y/G/S/P/X Date: 2008-7"
 - Cross-check against google \rightarrow Appotech controller, likely 8051
 - AX211

Factory Firmware

- Initial code had to get there somehow
 - Try to get ahold of the factory's flashing tool

Obtaining software



Obtaining software

●「二 把茶店をおおり、1947年1月月、2979時、10日二年1月、第一0日二年1月、	g-Mode Firsha
Die Dil Den figters Benerierte Bele Bele	N CONTRACTOR
2A011 (##+注意: 2019年15A011 5018年1月2. ※ ●	
8 8 www.upz.aco.chanaa500199211 st 93.22 And	🔿 - 🛬 [😫 - Dulcules 🛛 🕹 🖉 -

• 121次数 2082 • 秋月雨干: 12件一支	
#2.0 Well	家启动双系统XP+WHV7
SHEPP: Win2002, Win2000	系統通過に行
These starts	T URADARYA
	2000 A 1021 BE 67
2 and Mark Mark	X/ 5/ 48
	Back Res Back Res Date of the second
1005TE 052955T 649081 642 85954F	Lintation of Constant of
(最小数第+++	1-4-446-2-8
● → →(辺)	TRECTA CASOMIZIERED F
	1962x2161/3602065 8/* 1 6/V2

Programming tool

量产设置	
■ 基本设置 11盘方式设置 产品信息设置 其它设	置
量产对象 单DLFlash ▼	71 ash型号 □ 指定F1 ash型号 F1 ash型号 MT29F32G08NAA -
┌ 『lesh扫描方式 ────────────────────────────────────	
④ 低级扫描 ○ 高级扫描	□ 老化测试 □
扫描级别原装片扫描 👤	
tt化方式 容量优先 ▼ 	☑ 格式化 卷标 AX212
ECC 1Bits - 高级	- 容量设置
时序设置默认	设置 自动
	最小值 1024 MB
· · · · · · · · · · · · · · · · · · ·	最大值 1025 NB
保存并返回	取 消

Strange filenames

		Data	_ = ×
ile Edit View Ge	o Bookmarks Help		
Devices	AX215.D.SD_MP_tool	.20130710.12360 Data	> 🔆 🔶 🔍 Search
📮 126 МВ 🔺	Name	✓ Size Type	Date Modified
Computer	🗇 👛 Bir	5 items tolder	Thursday 25, July, 2013-05:31:36 PM-CEST
劑Home	🗇 🛅 hn. Greater	12 items tolder	Thursday 25, July 2013 05:31:35 PM CEST
🕅 Documents	E 🛅 D. Tool	4 items tolder	Thursday 25, July 2013 05:31:38 PM CEST
🔝 Downtoads	🖹 ASLPRO.dU	10.2 kB program	Thursday 25, July, 2013-04:11:02 PM-CEST
🔝 Music	🖹 A5LSCAN.dt	16.4 kB program	Thursday 25, July, 2013 04:11:02 PM CEST
😰 Pictures	📄 A5SDCOMM.dll	2.1 k5 program	Thursday 25, July, 2013 04:11:02 PM CEST
🕅 Videos	📄 ASTestBoot.dll	515 bytes program	Thursday 25, July, 2013 04:11:02 PM CEST
🕅 File System	El 🛅 El Tool	4 items tolder	Thursday 25, July, 2013 05:31:35 PM CEST
Trash	🗇 🛅 INLEUes	9 items tolder	Thursday 25, July, 2013 05:31:35 PM CEST
Network	E 🛅 LIBELE	Litern tolder	Thursday 25, July, 2013 05:31:38 PM CEST
	AST Card Contell	14.3 k5 program	Thursday 25, July, 2013-04:11:00 PM-CEST
🗏 Browse Net	A6T CardComm.bin	14.3 k5 program	Thursday 25, July, 2013 04:11:00 PM CEST
	📄 computer [Dlib.d] !	17.1 kB program	Thursday 25, July, 2013 04:11:00 PM CEST
	📄 flashlib.dll	53.4 kB program	Thursday 25, July, 2013 04:11:00 PM CEST
	🛞 FunctionEx.dll	28.2 kB_DGS/Windows executable	Thursday 25, July, 2013; 04:11:00 PM-CEST
	📄 log.txt	1.8 kB plain text document	Thursday 25, July 2013 04:11:00 PM CEST
	📄 rebool.inf	80 bytes, plain text document	Thursday 25, July 2013 04:11:00 PM CEST
	🛞 ReBuniexe	20.5 kB-DOS/Windows executable	Thursday 25, July, 2013-04:11:00 PM CEST

000				IDA View-A
• • • • •	ide:03F4		.byte 0	×10
	ode:03E5	;		
co	ode:03E5	; START OF FUNC	ттом сни	NK FOR code_499
co	ode:03E5			
	ode:03E5	code_3E5:		; CODE XREF: code_499-4ALj
- 🔄 😋	ode:03E5		jbe	RAN_23.2, code_3CD
i co	ode:03E8		mov	R2, # <mark>0×F2</mark> ; '−'
	xde:03EA		xch	A, FSR_DD
i co	ode:03EC		add	A, R0
c 0	ode:03ED		anl	A, RI
i co	ode:03EE		жch	A, RAM 2B
CO	ode:03F0		mov	@R0, FSR_C4
	ode:00F2		anl	A, R1
CO	ode:03F3		xrl	а, бит
	ode:03F4		xch	A, R4
CO	ode:03F5		subb	A, @R1
	xle:03F6		nio//	A, R2
CO	ode:03F7		mov/	άRO, Α
	ode:03E8		mo//	۵, (IR)
	ode:03F9		anl	A, @RC
	ode:03FA		mov	DPH, RØ ; Data Pointer High Byte
	ode:00FC		acall	code_126
CO	0000322400	OC003 E4 . code.0	3E4	
- I - I)

000		IDA View-A
code:03F4	. byte	0×10
code:03E5 ;		
code:03E5 ; START OF	FUNCTION CH	UNK FOR code_499
code:03E5		
code:03E5_code_3E5:		; CODE XREF: code_499-4ALj
code:03E5 code_3E5:	jbe	RAN_23.2, code_3CD
code:03E8	mov	R2, #@xF2 ; '-'
code:03EA	xch	A, FSR_DD
code:03EC	add	A, R0
code:03ED	anl	9, RI
code:03EE	жch	A, RAM 2B
code:03F0	mov	@RØ, FSR_C4
code:00F2	anl	A, R1
code:03F3	xrl	А, ЮКІ
code:03F4	xch	A, R4
code:03F5	subb	A, @R1
code:03F6	nio//	A, R2
code:03F7	mov/	(RO, A
code:03E8	mo//	4, ()R1
code:03F9	anl	A, QRC
code:03FA	mov	DPH, RØ ; Data Pointer High Byte
<pre>code:00FC</pre>	acall	code_126
C00003E4 00C003E4. c	ude.03B4	
•		

dd if=/dev/urandom of=firmware.bin bs=2048 count=1

Instructions by opcode

	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0a	0x0b	0x0c	0x0 d	0x0e	0x0f
0x00	NOP	AJMP	LJMP	RR	INC	INC	INC	<u>INC</u>	INC	INC	INC	INC	<u>INC</u>	INC	INC	INC
0x10	JBC	ACALL	LCALL	RRC	DEC	DEC	DEC	DEC	DEC	DEC						
0x20	ш	AJMP	RET	RL	ADD	ADD	ADD	ADD	ADD	ADD						
0x30	JNB	ACALL	RETI	<u>RLC</u>	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC						
0x40	JC	AJMP	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL
0x50	JNC	ACALL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL
0x60	JZ	AJMP	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL
0x70	JNZ	ACALL	ORL.	IMP	MOV	MOV	MOV	MOV	MOV	MOV						
0x80	SIMP	AJMP	ANL	MOVE	DIV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0x90	MOV	ACALL	MOV	MOVC	<u>SUBB</u>	SUBB	SUB B	<u>SUBB</u>	<u>SUBB</u>	<u>SUBB</u>						
0xa0	ORL	AJMP	MOV	<u>INC</u>	MUL	2	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0xb0	ANL	ACALL	CPL	CPL	CINE	<u>CJNE</u>	<u>CJNE</u>	<u>CJNE</u>	CINE	<u>CJNE</u>	CJNE	CJNE	CJNE	<u>CJNE</u>	CJNE	CINE
0xc0	PUSH	AJMP	CLR	CLR	<u>SWAP</u>	<u>XCH</u>	XCH	<u>XCH</u>	XCH	XCH	XCH	XCH	XCH	XCH	<u>XCH</u>	XCH
0xd0	POP	ACALL	SETB	SETB	DA	<u>DJNZ</u>	XCHD	XCHD	DINZ	DJNZ	DINZ	DJNZ	DJNZ	DJNZ	DJNZ	DINZ
0xe0	MOVX	AJMP	MOVX	MOVX	CLR	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0xf0	MOVX	ACALL	MOVX	MOVX	CPL	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV

http://www.win.tue.nl/~aeb/comp/8051/set8051.html

Instructions by opcode

	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0a	0x0b	0x0 c	0x0 d	0x0e	0x0f
0x00	NOP	AJMP	LJMP	RR	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC	INC
0x10	JBC	ACALL	LCALL	RRC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC
0x20	ш	AJMP	RET	RL	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
0x30	JNB	ACALL	RETI	<u>RLC</u>	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	ADDC	<u>ADDC</u>	ADDC	ADDC	ADDC
0x40	JC	AJMP	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL	ORL
0x50	JNC	ACALL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL	ANL
0x60	JZ	AJMP	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL	XRL
0x70	JNZ	ACALL	<u>ORL</u>	IMP	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0x80	SIMP	AJMP	ANL	MOVC	DIV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0x90	MOV	ACALL	MOV	MOV		<u>SUBB</u>	Str.	<u>SLIBB</u>	<u>SUBB</u>	<u>SUBB</u>	<u>SUBB</u>	SUBB	SUB B	<u>SUBB</u>	<u>SUBB</u>	<u>SUBB</u>
0xa0	ORL	AJMP	MOV	INC	MUL	2	MOV	<u>10V</u>	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0xb0	ANL	ACALL	CPL	CPL		G 10.17	-15	CINE	CINE	<u>CJNE</u>	CINE	CJNE	<u>CJNE</u>	<u>CJNE</u>	CJNE	CINE
0xc0	PUSH	AJMP	CLR	CLR	<u>SWAP</u>	<u>XCH</u>	<u>XCH</u>	<u>XCH</u>	XCH	XCH	<u>XCH</u>	<u>XCH</u>	XCH	<u>XCH</u>	<u>XCH</u>	<u>XCH</u>
0xd0	POP	ACALL	<u>SETB</u>	<u>SETB</u>	DA	DJNZ	XCHD	XCIID	DINZ	<u>DJNZ</u>	DINZ	DINZ	DJNZ	DJNZ	DJNZ	DINZ
0xe0	MOVX	AJMP	MOVX	MOVX	<u>CLR</u>	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
0xf0	MOVX	ACALL	MOVX	MOVX	CPL	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV

http://www.win.tue.nl/~aeb/comp/8051/set8051.html

About the AX211



AX211高性能32位SD卡拉谢器

CPU 特性

単周第33位 RISC CPU, 优化支持5D, NAND 由用
 - 最大 5D HIPS 的传导, 目录 RC 保海线 #PLL

SD接口特性

· 完全定款50 卡1.0/1.1/2.0秘密

- · 文明5D 高性限标准
- 定待 \$21 接近
- · 北約CPRM
- 支持Speed class 6
- · 支持主机时将再送50HHz
- 文苑bu5前位X1/X4
- 支持 80 主机动能
- •加强的ESD 条护

NAND Flash 接口特性

· 文悟不喜求大克NAND Rash

CPU Features

 17 02-58 (#90 CPU, colimized for SD, NAND Firsh applications
 eldXX 50 MIPS performance/with pricing RC coefiliation and PLL

SD Interface Features

Cully Supports 50 cand standard 1 4/L 1/2.0
 Supports 50 high capacity standard
 Supports 5PI mode
 Supports CPRM
 Supports CPRM
 Speed class up to 5
 Supports Foxt clock up to 500Hz
 Supports ton width X1/X4
 Supports 50 high function
 Enhanced ESD protection

NAND Flash Interface Features • Supports small enterps page NAND flosh

Supports SLC or MLC NAND Bash

www.appolech.com www.buildwin.com.cn

→ 支持 SUCFINEC NAND flash

- ・文行Two-Plane 派 Intericave NAND Flash
- + 尤特 X08/X16 NAND #86种

支持計目機式 支持 8 CE

-
- → 内容6-54位/4(528 卒节) on-the-fly EEC → 自動業性強制的意外接角/提出,使自动保护管理

低功耗支持

 有数部件指针、工作中常件为10mA
 支持部的考定、当若什么上部就得定、工作来当 在1200uA
 支持先期決算

NW.

+TOFP48版QFH43
+ 復州 形式

Supports Two Pione or Interleave NAND Basil Supports XE/X10 A/9-D Real

- A subject of the state of the s
- Supports parallel mode
 Supports to to 8 CE
- Rull in 8.54 (page)528 lepters) on the By ECC
 Outs accessed of an opdata transfer if unallogged
 power off

Law Power Consumption

 Operating current is a basis 1 family data terrative
 Supports Steep Mode, current in less than 200us, during Boup Mode.
 Font while Up during Steep Mode

Package

+46-pin TOPP or QFN package
• Diations

About the AX211

CPU Features

- 1T 32-Bit RISC CPU, optimized for SD, NAND Flash applications
- MAX 50 MIPS performance with on chip RC oscillator and PLL

SD Interface Features

- Fully Supports SD card standard 1.0/1.1/2.0
- Supports SD high capacity standard
- Supports SPI mode
- Supports Command class 0/2/4/5/6/7/8/10
- Supports CPRM
- Speed class up to 6
- Supports host clock up to 50MHz
- Supports bus width X1/X4
- Supports SD host function
- Enhanced ESD protection

NAND Flash Interface Features

- Supports small or large page NAND flash
- Supports SLC or MLC NAND flash

- Supports Two-Plane or Interleave NAND flash
- Supports X8/X16 NAND flash
- Supports parallel mode
- Supports up to 8 CE
- Built in 6-54bit/page(528 bytes) on-the-fly ECC
- Data protection during data transfer if unplugged /power off

Low Power Consumption

- Operating current is about 10mA during data transfer
- Supports Sleep Mode, current is less than 200uA during Sleep Mode
- · Fast wake up during Sleep Mode

Package

- 48-pin TQFP or QFN package
- Die form

About the AX211

- reatures

- 1T 32-Bit RISC CPU, optimized for SD, NAND Flash applications
- In 150 MIPS performance with on child

oscillator and PLL

SD Interface Features

- Fully Supports SD card standard 1.0/1.1/2.0
- Supports SD high capacity standard
- Supports SPI mode
- Supports Command class 0/2/4/5/6/7/8/10
- Supports CPRM
- Speed class up to 6
- Supports host clock up to 50MHz
- Supports bus width X1/X4
- Supports SD host function
- Enhanced ESD protection

NAND Flash Interface Features

- Supports small or large page NAND flash
- Supports SLC or MLC NAND flash

- Supports Two-Plane or Interleave NAND flash
- Supports X8/X16 NAND flash
- Supports parallel mode
- Supports up to 8 CE
- Built in 6-54bit/page(528 bytes) on-the-fly ECC
- Data protection during data transfer if unplugged /power off


Low Power Consumption

- Operating current is about 10mA during data transfer
- Supports Sleep Mode, current is less than 200uA during Sleep Mode
- · Fast wake up during Sleep Mode

Package

- 48-pin TQFP or QFN package
- Die form

Programming process



SD Protocol: Hardware

- Signals:
 - -CMD
 - DAT0 DAT3
 - CLK
- Signal integrity
 - Commands use CRC7
 - Data uses CRC16
- Also supports SPI mode

SD Protocol: Software

- 64 Possible Commands
 - CMD0: Reset / Go Idle
 - CMD10: Get CID
 - CMD41: ACMD "escape"
 - CMD60 CMD63: Reserved for mfgr
- 32 bits of "argument" data

0	1	bit 5bit 0	bit 31bit 0	bit 6bit 0	1
start bit	host	command	argument	CRC71	end bit

SD Protocol: Response

Bit position	47	46	[45:40]	[39:8]	[7:1]	0	
Width (bits)	1	1	6	32	7	1	
Value	/alue '0'		x	x	x	'1'	
Description	start bit	transmission bit	command index	card status	CRC7	end bit	

Table 4-29: Response R1


e gi	UARD_IS_LUGRED	3 A	1' = card locked	locked by the host	~
24	LOCK_UNLOCK_FAILE	ERX	'0' = no error '1' = error	Set when a sequence or password error has been detected in lock/unlock card command.	С
23	COM_CRC_ERROR	ER	'0'= no error '1'= error	The CRC check of the previous command failed.	в
22	ILLEGAL_COMMAND	ER	'0'= no error '1'= error	Command not legal for the card state	B
21	CARD_ECC_FAILED	ERX	'0'= success '1'= failure	Card internal ECC was applied but failed to correct the data.	с
20	CC_ERROR	ERX	'0'= no error '1'= error	Internal card controller error	с
19	ERROR	ERX	'0'= no error	A general or an unknown error	С

[SD Simplified Layer Spec]

Fuzzing knock sequence

- 64 possible commands
 - Only 4 "manufacturer" commands
 - 2³² possible arguments
- Fuzz sequence:
 - Reset card
 - Send random command/argument
 - Check for a response
 - No response means it may have crashed

Still works!



No success

- Huge number of possibilities
- Fuzzer can run non-interactively
- Try a different approach
 - Look at the firmware burner

Programming jig

• AX2005

• Bit-banged SD

000			IDA View-A	
	ROM:4DE3 ; ======	S U	J B R O U T I II E ==============================	4
	ROM:4DE3			
	ROM:4DE3			
	ROM: 1DE3 toggle_cl	lk_once:	; CODE XREF: ROM_2B76:ROM_2B81	r p
	ROM:4DE3		; ROM_2B7G:ROM_2B9C ¹ p	
	ROM:4DE3	jb	RAM_22.7, toggle_clk2	
	ROM:4DE6	anl	FSR_80, #0×EF	
	ROM:4DE9	nop		
	ROM:4DEA	orl	FSR_80, #0×10	
	R0M:4DED	ret		
	ROM:4DEE ;			
	ROM:4DEE			
-> •	ROM:4DEE toggle cl		; CODE XREF: toggle clk oncelj	
	ROM:4DEE	anl	FSR_C0, #0×EF	
	ROM:4DF1	nop		
	ROM:4DF2	orl	FSR_(0, #0×10	
_	ROM:4DF5	ret		
	ROM:4DF5 ; End of	function tog	gle_clk_once	
	00004DED 0C004DED:	toggie clk (oncelA	•
	▲			۲ſ

Running code

- Noticed 'APPO' in AX2005 firmware
- Preceeded by #63
- Maybe the knock is "CMD63 APPO"
- Card seems to respond
 - Doesn't say "invalid command"
 - Doesn't respond at all for 130 cycles
 - If CRC16 is valid, card stops responding at all

Writing a debugger

- We can run code. Great!
- We don't know what to run! Darn.
- Debugger can go over SD
- We have example code

TestBoot.bin

- 512 bytes
- Easy to analyze
- Tells us entry point
- Contains SD state machine

Also, Original Card Firmware Dump

000)	IDA View-A
		C:04E4 SIZE 00000E0 BYTES
•	jmp	@4+DPTR
	ajmp	code_446
1	ajmp	code_4A2
·	ajmp	code_4E4
	ajmp	code_4EE
	a†mp	code 4A2
	շյաթ	code_4A2
	ајтр	code_518
	ոյաթ	code_520
	ajmp	code_543
	ajmp	code_54E
	ajmp	code_56/
	ajmp	code 4/\2
	ajmp	code 573
	ajmp	code_584
	лјар	code_442
$\downarrow \downarrow \downarrow$	0.00103B0 j0100.03F0	SDT O TabletS

CMD2 bo CMD3 pr CMD4 pr CMD4 pr	eson ior ior	To the old a dite	R2 R8	GO_IDLE_STATE	Resets all cards to idle state Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond)
CMD2 bo CMD3 pr CMD4 pr CMD4 pr	icr	[31:0] stuff bits [31:0] stuff bits [31:16] DSR	Rß	SEND_RELATIVE_	on the CMD line (any card that is connected to the host will respond)
CMD3 br CMD4 br CMD5 78	icr ic	[31:0] stuff bits [31:16] DSR	Rß	SEND_RELATIVE_	on the CMD line (any card that is connected to the host will respond)
CMD4 br	c	[31:16] DSR			
CM 35 TH				ADDR	Asic the card to publish a new relative address (RCA)
Colores and		The second se	51 S	SET_DSR	Programs the DSR of all cards
	Carbon A	red for IAD comix (ref	er la me	"GOID Cent Specifice!	(an*)
CMD7 at		[15:0] stuff bits	R15 (only from the selected card)	CARD	Command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address; address 0 deselect all. In the case that the RCA equals 0, then the host may do one of the following - Use other RCA number to perform cant de-selection. - Re-send CMD3 to change its RC, number to other than 0 and then us CMD7 with RCA=0 for card de selection.
CMDB bo	10	[31:12]reserved bits [11:8]supply voltage(VHS) [7:0]check pattern	F(7	SEND_IF_COND	Sends SD Memory Card Interface condition, which includes host supply votage information and asks the card whether card supports votage. Reserved bits shall be set to '0'.
CMD9 at		[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the CMD line.
CMD10 ad		[31:16] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card identi- fication (CID) on CMD the line.
CMD11 re	eserv	/ec			
CMD12 ar	C	[31:0] stuff bits		STOP_ TRANSMISSION	Forces the card to stop transmission
CMD13 ac		[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.

[SD Simplified Layer Spec]

Writing a debugger

Borrow TestBoot.bin

- Code doesn't work out of the box

• No debugger whatsoever

- Maybe we can wiggle a pin?

GPIO hunting

- Probably 1 3 registers
 - Set/Clear register value
 - Set/Clear pullup
 - Set pin function
- Toggle them with some frequency

Fuzzer

- Generate an 8051 program that:
 - Pokes value to a random SFR
 - Delays a while
 - Changes SFR value
 - Delays again
 - Repeat
- Read GPIO input values on host
 - Watch for toggling pins

"Hello, World" that finally worked!

fuzz:		
	mov	0xef, #0x00
	acall	sleep
	mov	0xef, #0xff
	acall	sleep
	sjmp	fuzz
sleep:		
	mov	R5, #0xff
	mov	R6, #0x20
top_of_	pause:	
	djnz	R5, top_of_pause
	djnz	R6, top_of_pause
	ret	

"Hello, World"

		-															
Observed			nge														
00000000	57	57	57	57	57	57	57	47	47	47	47	47	47	57	57	57	
00000010	57	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	
00000020	57	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	
00000030	57	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	WWWWWWGGGGGGGWWW
00000040	57	57	57	57	57	57	47	47	47	47	47	47	57	57	57	57	WWWWWWGGGGGGWWWW
00000050	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	57	WWWWWGGGGGGGWWWW
00000060	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	57	WWWWWGGGGGGGWWWW
00000070	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	57	WWWWWGGGGGGGWWWW
00000080	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	57	WWWWWGGGGGGGWWWW
00000090	57	57	57	57	57	47	47	47	47	47	47	47	57	57	57	57	WWWWWGGGGGGGWWWW
000000a0	57	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	WWGGGGGGGGWWWWWWW
000000b0	57	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	WWGGGGGGGWWWWWW
00000c0	57	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	WWGGGGGGGWWWWWW
000000d0	57	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	WWGGGGGGGWWWWWW
000000e0	57	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	WWGGGGGGGWWWWWW
000000f0	57	57	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WWGGGGGGWWWWWWW
00000100	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WGGGGGGGWWWWWWW
00000110	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WGGGGGGGWWWWWWW
00000120	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WGGGGGGGWWWWWWW
00000130	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WGGGGGGGWWWWWWW
00000140	57	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	WGGGGGGGWWWWWWW
00000150	57	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	WGGGGGGWWWWWWWW
00000160	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	GGGGGGGWWWWWWWW
00000170	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	GGGGGGGWWWWWWWW
00000180	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	GGGGGGGWWWWWWWW
00000190	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	GGGGGGGWWWWWWWW
000001a0	47	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	GGGGGGGWWWWWWWW
000001b0	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	57	GGGGGGWWWWWWWWW
000001c0	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	47	GGGGGGWWWWWWWWG
000001d0	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	47	GGGGGGWWWWWWWWG
000001e0	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	47	GGGGGGWWWWWWWWG
 000001f0	47	47	47	47	47	47	57	57	57	57	57	57	57	57	57	47	GGGGGGWWWWWWWWG

Writing a Debugger

- Bidirectional SD communications
 - Send CMD with four 8-byte arguments
 - Get CMD back with four 8-byte responses
- Basic commands
 - peek/poke
 - GPIO control
 - IRQ status
 - NAND emulator
 - 32-bit opcodes?
- <u>https://github.com/xobs/ax2xx-code</u>

Oxa5 "Escape" opcode

- Undefined in standard 8051
- All over the place in AX211 code
- 0xa5 0xXY
- 0xa5 0x7Y 0xWZ

8 bit or 32 bit?


• Four 32-bit registers

00000080	10	80	31	47	00	00	00	00	00	00	00	00	00	00	сб	80	1G
00000090	10	00	38	ff	00	00	00	Ь5	0f	00	00	fd	74	2f	f5	00	8t/
000000a0	78	83	00	00	05	00	00	00	ff	00	00	00	00	00	00	00	x
000000b0	73	2e	ff	00	00	00	00	d7	80	00	03	00	ff	01	1d	00	s
000000c0	ed	04	00	00	60	ff	3f	02	52	05	00	00	00	13	00	00	`.?.R
000000d0	40	00	50	41	00	00	00	00	00	00	00	00	80	ff	00	00	@.PA
000000e0	12	00	00	02	00	10	06	f0	00	00	00	00	00	ff	ff	00	
000000f0	00	00	20	ff	ff	Зf	00	1f	00	00	00	00	ff	ff	00	ff	?

- "extop" debugger command
- Discovered 32-bit clr, not, inc, dec
- Many undiscovered opcodes

AX215

- Similar to AX211
- Faster, more GPIOs, different SFR map



Time for Tin Foil Hats

- •Attack scenarios:
 - -Eavesdropping
 - Report smaller than actual capacity
 - Data is sequestered to hidden sectors that are uneraseable
 - -ToC/ToU
 - Present one version of file for verification, another for execution
 - Bootloader manipulation, etc.
 - -Selective-modify
 - Scan for assets of interest, e.g. security keys, binaries, and replace with insecure versions

Other Direction: Samsung MMC

- Samsung pushed firmware patch to eMMC cards in Android
- Contains ARM7 code
 - http://forum.xda-developers.com/showthread.php?t=2096045
 - Uses "class 8" instructions reserved for manufacturer

"By inspecting some code, it seems that we know how to dump the eMMC RAM: Look at the function mmc_set_wearlevel_page in line 206. It patches the RAM (using the method mentioned before), then it validates what it has written (in lines 255-290). Seems that the procedure to read the RAM is as following:


1. CMD62(0xEFAC62EC) CMD62(0x10210002) to enter RAM reading mode

2. MMC_ERASE_GROUP_START(Address to read) MMC_ERASE_GROUP_END(Length to read) MMC_ERASE(0)

- 3. MMC_READ_SINGLE_BLOCK to read the data
- 4. CMD62(0xEFAC62EC) CMD62(0xDECCEE) to exit RAM reading mode

Other Direction: TLC

- TLC Flash has scrambling applied to avoid "read-disturb" and "program-disturb" issues
 - Scrambling is a proprietary algorithm, as of yet unknown
 - Highly structured





- SD cards contain fully programmable microcontrollers
- Controller program modifiable via special host commands
 - Potential for MITM attack scenarios 🙂
 - Potential for extremely cheap microcontroller for fun projects ☺

Special Thanks

 Shout out to .mudge for creating CFT which enabled this research, and many other good things (some yet to come!)



- Demo (time allowing)
- Thanks for your attention!

About the 8051

RAM: 0x00 - 0x7f

Registers: 0x80 - 0xff

mov 0x40, #30

External RAM

0x0000 - 0xffff

mov DPTR, #0x4700 mov A, #30 movx @DPTR, A