








mainboard connector
5.3mm +/- 0.2mm clearance







Patents: Apache 2.0
Copyrights: CC-BY-SA 3.0



Copyright 2014 Andrew "bunnie" Huang

Title		
Novena GPBB PVT1		
Size	Number	Revision
B		
Date:	10/27/2014	Sheet of
File:	C:\local\breakout_SchDoc	Drawn By:




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Title		
Novena GPBB breakout PVT1		
Size	Number	Revision
A		
Date:	10/27/2014	Sheet of
File:	C:\local\...\analog.SchDoc	Drawn By:

FPGA heat zone

cantilever




GPBB PUT1

Contact: bunny@kosagi.com

Silk: white
Soldermask: matte black
Finish: immersion gold

Material and thickness



Mech via: 15mil hole / 30 mil pad smallest

Route: 7mil/7mil smallest