






Clock generator: Integer-N division from 1.72-2.25GHz VCO

Note: loop filter subject to adjustment

Default device ID = 0xB0

1.0 GHz nom
band 1: 0.86-1.0GHz
band2: 0.573-0.75 GHz
band3: 0.43-0.5625 GHz




Copyright 2013 Andrew "bunnie" Huang
Novena-AFE EVT1

Cryptights: CC-BY-SA 3.0
Patents: Apache 2.0





Title		
Size	Number	Revision
B		
Date:	5/4/2014	Sheet of
File:	F:\largework\clock02.SchDoc	Drawn By:

Use termination plugs to tie unused inputs to VCMO (not GND)




High speed analog signal headers




common-mode offset buffers

Rules for connecting (or not connecting) to analog inputs:

1. If VCMO is supported, it is okay to use DC coupling <-- typ case
2. If AC coupling is used, VCMO must be grounded on the probe side
3. If one channel is AC coupled, and an input pair is unused, tie VCMO to ground, and tie unused inputs to an AC ground (e.g. capacitors to ground)
4. If one channel is DC coupled, and an input pair is unused, tie unused inputs to VCMO directly <-- typ case



High speed analog power headers



ID & cal record EEPROM, 4kx8






Copyrights: CC-BY-SA 3.0
Patents: Apache 2.0



Copyright 2013 Andrew "bunnie" Huang
Novena-AFE EVT1

Title		Revision	
Size	Number		
B			
Date:	5/4/2014	Sheet	of
File:	F:\largework\connect04\SchDoc	Drawn By:	

note: these are not for termination, they are for over-voltage protection



LA digital input comparators

- 0-5V range
- adjustable threshold
- 100 MHz peak recommended speed
- 1M input impedance








Copyrights: CC-BY-SA 3.0
Patents: Apache 2.0



Copyright 2013 Andrew "bunnie" Huang

Novena-AFE EVT1

Title		
Size	Number	Revision
Date:	5/4/2014	Sheet of
File:	F:\largework\digital05_SchDoc	Drawn By:



I2C address map:

- Trigger DAC = 0x14
- ADC EEPROM = 0xA4
- Clock generator = 0xB0
- Connected on mainboard:
 HDMI DDC (0xA0, 0x74, 0x6E, 0x88, 0x94, 0x96)
 PMIC (0x10)
- (p) Analog Trigger DAC = 0x9A
- (p) Probe EEPROM = 0xA6
- (p) Analog Trim DAC = 0x9C

Copights: CC-BY-SA 3.0
 Patents: Apache 2.0



Copyright 2013 Andrew "bunnie" Huang
 Novena-AFE EVT1

Title		
Size	Number	Revision
B		
Date:	5/4/2014	Sheet of
File:	F:\largework\power01 SchDoc	Drawn By: