


Novena PVT2-A

Power sequencing

cell name	voltage	dependent blocks	sheet	derived from	sequence	generated by	priority	notes
BAT_PWR	3V	BAT_PWR	0	internal	0	AC Adapter	1A	referencing only AC adapter, 12V terminal
BAT1_PWR	3V	BAT1_PWR	0	internal	0	AC adapter	1A-BA	3 and 4 cell Lithium preferred configurations
P5_0V	0V	VTT regulator	0	internal	1	PCF8020B	1A	
P5_0V_DELAYED	0V	DATA connector USB 3.0E USB hub (master & slave)* USB_OTG_VBUS HDMI DV Speaker amplifier PIM VC block (spkns) ADC 3.3V regulator Expansion header	0	P5_0V_input	0	104050V	7A	delay control to P2_0V_VGEN6 to power unused 3.3V regulator circuit
P3_0V	3.0V	DIPS SD-DIMM PMIC_VMC PMIC_S0E inputs Battery interface voltages MCU Reset	0	P3_0V_input	1	104050V	5A	
P3_0V_DELAYED	3.0V	MCU_A00 MCU_S00 MCU_S01_2 and 3 MCU_S02 MCU_S03 MCU_S04 MCU_S05 MCU_S06 MCU_S07 MCU_S08 MCU_S09 MCU_S10 MCU_S11 MCU_S12 MCU_S13 MCU_S14 MCU_S15 MCU_S16 MCU_S17 MCU_S18 MCU_S19 MCU_S20 MCU_S21 MCU_S22 MCU_S23 MCU_S24 MCU_S25 MCU_S26 MCU_S27 MCU_S28 MCU_S29 MCU_S30 MCU_S31 MCU_S32 MCU_S33 MCU_S34 MCU_S35 MCU_S36 MCU_S37 MCU_S38 MCU_S39 MCU_S40 MCU_S41 MCU_S42 MCU_S43 MCU_S44 MCU_S45 MCU_S46 MCU_S47 MCU_S48 MCU_S49 MCU_S50 MCU_S51 MCU_S52 MCU_S53 MCU_S54 MCU_S55 MCU_S56 MCU_S57 MCU_S58 MCU_S59 MCU_S60 MCU_S61 MCU_S62 MCU_S63 MCU_S64 MCU_S65 MCU_S66 MCU_S67 MCU_S68 MCU_S69 MCU_S70 MCU_S71 MCU_S72 MCU_S73 MCU_S74 MCU_S75 MCU_S76 MCU_S77 MCU_S78 MCU_S79 MCU_S80 MCU_S81 MCU_S82 MCU_S83 MCU_S84 MCU_S85 MCU_S86 MCU_S87 MCU_S88 MCU_S89 MCU_S90 MCU_S91 MCU_S92 MCU_S93 MCU_S94 MCU_S95 MCU_S96 MCU_S97 MCU_S98 MCU_S99 MCU_S100	0	P3_0V	0	104050V	5A	delay control to P2_0V_VGEN6

cell name	voltage	dependent blocks	sheet	derived from	sequence	generated by	priority	notes
VCC_1.2V_EMIH4	1.2V	VDDARM_NL_VDDARM2N	0	VDDcpu_power	3	PMIC	2.5A	starts at 1.20V
VDD_E0C_N_EMI7	1.20V	VDDSDCIN	0	VDDcpu_power	3	PMIC	1.75A	starts at 1.20V
P1_0V_VDDH0H_SW2	0.9V	VDDH0H_SW2	0	VDDcpu_power	4	PMIC	2A	initially unused
P1_0V_S0R_S0D	1.0V	S0R in S0C S0D in S0DMM	0	5	PMIC	2.5A		
P1_0V_SW4	1.0V	VTT regulator reference	0	P1_0V_input	5	PMIC	1A	unused
P1_0V_S0B0T	0V		0	P1_0V_input	5	PMIC	1.5A	unused
P1_2V_VGEN1	1.2V		0	P3_0V_VDDH0H_SW2	5	PMIC	0.1A	unused
P1_0V_VGEN2	1.0V	P1_0V_S0C	0	P3_0V_VDDH0H_SW2	4	PMIC	0.25A	note P1_0V_S0C is 0.275A
P1_0V_VGEN3	1.0V	P1_0V_S0D	0	P3_0V_VDDH0H_SW2	4	PMIC	0.1A	1.0V to S0D not started when used
P1_0V_VGEN4	1.0V		0	P3_0V_DELAYED	5	PMIC	0.55A	
P2_0V_VGEN5	2.0V	Power on LED RSMII_VDD NCC_EMI7 NCC_EMI8 NCC_EMI9 NCC_CSI	0	P3_0V_DELAYED	5	PMIC	0.1A	1.5mA to LED 17 mA to PHY
P2_0V_VGEN6	2.0V	P2_0V_DELAYED control	0	P3_0V_DELAYED	5	PMIC	0.2A	
P3_0V_VGEN7	3.0V	P3_0V_DELAYED control	0	P3_0V_DELAYED	5	PMIC	0.0000A	11 - avoided 3.0V default to 3.0V
P3_0V_VGEN8	3.0V	CPU boot line	0	P3_0V_DELAYED	5	PMIC	0.0000A	(VDDCPU)
P3_0V_VGEN9	3.0V	VTT regulator	0	P3_0V_DELAYED	5	PMIC	0.0000A	
P3_0V_VGEN10	3.0V	DIPS SD-DIMM	0	P3_0V_DELAYED	5	PMIC	0.15A	controlled by P3_0V_VGEN10_VTT
P3_0V_VGEN11	3.0V	MCU_S00	0	P3_0V_DELAYED	5	PMIC	0.2A	controlled by S0S_RST
P3_0V_VGEN12	3.0V	MCU_S01	0	P3_0V_DELAYED	5	PMIC	0.1A	delay control to P3_0V_VGEN12
EM15_P1_2V4	1.2V	digital ethernet	1	EM15_P1_2V4	5	PMIC	1A	
EM15_2_2V4	1.2V	digital ethernet	1	EM15_2_2V4	5	PMIC	1A	
EM15_3_2V4	1.2V	digital ethernet	1	EM15_3_2V4	5	PMIC	1A	
EM15_4_2V4	1.2V	digital ethernet	1	EM15_4_2V4	5	PMIC	1A	
EM15_5_2V4	1.2V	digital ethernet	1	EM15_5_2V4	5	PMIC	1A	
EM15_6_2V4	1.2V	digital ethernet	1	EM15_6_2V4	5	PMIC	1A	
EM15_7_2V4	1.2V	digital ethernet	1	EM15_7_2V4	5	PMIC	1A	
EM15_8_2V4	1.2V	digital ethernet	1	EM15_8_2V4	5	PMIC	1A	
EM15_9_2V4	1.2V	digital ethernet	1	EM15_9_2V4	5	PMIC	1A	
EM15_10_2V4	1.2V	digital ethernet	1	EM15_10_2V4	5	PMIC	1A	
EM15_11_2V4	1.2V	digital ethernet	1	EM15_11_2V4	5	PMIC	1A	
EM15_12_2V4	1.2V	digital ethernet	1	EM15_12_2V4	5	PMIC	1A	
EM15_13_2V4	1.2V	digital ethernet	1	EM15_13_2V4	5	PMIC	1A	
EM15_14_2V4	1.2V	digital ethernet	1	EM15_14_2V4	5	PMIC	1A	
EM15_15_2V4	1.2V	digital ethernet	1	EM15_15_2V4	5	PMIC	1A	
EM15_16_2V4	1.2V	digital ethernet	1	EM15_16_2V4	5	PMIC	1A	
EM15_17_2V4	1.2V	digital ethernet	1	EM15_17_2V4	5	PMIC	1A	
EM15_18_2V4	1.2V	digital ethernet	1	EM15_18_2V4	5	PMIC	1A	
EM15_19_2V4	1.2V	digital ethernet	1	EM15_19_2V4	5	PMIC	1A	
EM15_20_2V4	1.2V	digital ethernet	1	EM15_20_2V4	5	PMIC	1A	
EM15_21_2V4	1.2V	digital ethernet	1	EM15_21_2V4	5	PMIC	1A	
EM15_22_2V4	1.2V	digital ethernet	1	EM15_22_2V4	5	PMIC	1A	
EM15_23_2V4	1.2V	digital ethernet	1	EM15_23_2V4	5	PMIC	1A	
EM15_24_2V4	1.2V	digital ethernet	1	EM15_24_2V4	5	PMIC	1A	
EM15_25_2V4	1.2V	digital ethernet	1	EM15_25_2V4	5	PMIC	1A	
EM15_26_2V4	1.2V	digital ethernet	1	EM15_26_2V4	5	PMIC	1A	
EM15_27_2V4	1.2V	digital ethernet	1	EM15_27_2V4	5	PMIC	1A	
EM15_28_2V4	1.2V	digital ethernet	1	EM15_28_2V4	5	PMIC	1A	
EM15_29_2V4	1.2V	digital ethernet	1	EM15_29_2V4	5	PMIC	1A	
EM15_30_2V4	1.2V	digital ethernet	1	EM15_30_2V4	5	PMIC	1A	
EM15_31_2V4	1.2V	digital ethernet	1	EM15_31_2V4	5	PMIC	1A	
EM15_32_2V4	1.2V	digital ethernet	1	EM15_32_2V4	5	PMIC	1A	
EM15_33_2V4	1.2V	digital ethernet	1	EM15_33_2V4	5	PMIC	1A	
EM15_34_2V4	1.2V	digital ethernet	1	EM15_34_2V4	5	PMIC	1A	
EM15_35_2V4	1.2V	digital ethernet	1	EM15_35_2V4	5	PMIC	1A	
EM15_36_2V4	1.2V	digital ethernet	1	EM15_36_2V4	5	PMIC	1A	
EM15_37_2V4	1.2V	digital ethernet	1	EM15_37_2V4	5	PMIC	1A	
EM15_38_2V4	1.2V	digital ethernet	1	EM15_38_2V4	5	PMIC	1A	
EM15_39_2V4	1.2V	digital ethernet	1	EM15_39_2V4	5	PMIC	1A	
EM15_40_2V4	1.2V	digital ethernet	1	EM15_40_2V4	5	PMIC	1A	
EM15_41_2V4	1.2V	digital ethernet	1	EM15_41_2V4	5	PMIC	1A	
EM15_42_2V4	1.2V	digital ethernet	1	EM15_42_2V4	5	PMIC	1A	
EM15_43_2V4	1.2V	digital ethernet	1	EM15_43_2V4	5	PMIC	1A	
EM15_44_2V4	1.2V	digital ethernet	1	EM15_44_2V4	5	PMIC	1A	
EM15_45_2V4	1.2V	digital ethernet	1	EM15_45_2V4	5	PMIC	1A	
EM15_46_2V4	1.2V	digital ethernet	1	EM15_46_2V4	5	PMIC	1A	
EM15_47_2V4	1.2V	digital ethernet	1	EM15_47_2V4	5	PMIC	1A	
EM15_48_2V4	1.2V	digital ethernet	1	EM15_48_2V4	5	PMIC	1A	
EM15_49_2V4	1.2V	digital ethernet	1	EM15_49_2V4	5	PMIC	1A	
EM15_50_2V4	1.2V	digital ethernet	1	EM15_50_2V4	5	PMIC	1A	
EM15_51_2V4	1.2V	digital ethernet	1	EM15_51_2V4	5	PMIC	1A	
EM15_52_2V4	1.2V	digital ethernet	1	EM15_52_2V4	5	PMIC	1A	
EM15_53_2V4	1.2V	digital ethernet	1	EM15_53_2V4	5	PMIC	1A	
EM15_54_2V4	1.2V	digital ethernet	1	EM15_54_2V4	5	PMIC	1A	
EM15_55_2V4	1.2V	digital ethernet	1	EM15_55_2V4	5	PMIC	1A	
EM15_56_2V4	1.2V	digital ethernet	1	EM15_56_2V4	5	PMIC	1A	
EM15_57_2V4	1.2V	digital ethernet	1	EM15_57_2V4	5	PMIC	1A	
EM15_58_2V4	1.2V	digital ethernet	1	EM15_58_2V4	5	PMIC	1A	
EM15_59_2V4	1.2V	digital ethernet	1	EM15_59_2V4	5	PMIC	1A	
EM15_60_2V4	1.2V	digital ethernet	1	EM15_60_2V4	5	PMIC	1A	
EM15_61_2V4	1.2V	digital ethernet	1	EM15_61_2V4	5	PMIC	1A	
EM15_62_2V4	1.2V	digital ethernet	1	EM15_62_2V4	5	PMIC	1A	
EM15_63_2V4	1.2V	digital ethernet	1	EM15_63_2V4	5	PMIC	1A	
EM15_64_2V4	1.2V	digital ethernet	1	EM15_64_2V4	5	PMIC	1A	
EM15_65_2V4	1.2V	digital ethernet	1	EM15_65_2V4	5	PMIC	1A	
EM15_66_2V4	1.2V	digital ethernet	1	EM15_66_2V4	5	PMIC	1A	
EM15_67_2V4	1.2V	digital ethernet	1	EM15_67_2V4	5	PMIC	1A	
EM15_68_2V4	1.2V	digital ethernet	1	EM15_68_2V4	5	PMIC	1A	
EM15_69_2V4	1.2V	digital ethernet	1	EM15_69_2V4	5	PMIC	1A	
EM15_70_2V4	1.2V	digital ethernet	1	EM15_70_2V4	5	PMIC	1A	
EM15_71_2V4	1.2V	digital ethernet	1	EM15_71_2V4	5	PMIC	1A	
EM15_72_2V4	1.2V	digital ethernet	1	EM15_72_2V4	5	PMIC	1A	
EM15_73_2V4	1.2V	digital ethernet	1	EM15_73_2V4	5	PMIC	1A	
EM15_74_2V4	1.2V	digital ethernet	1	EM15_74_2V4	5	PMIC	1A	
EM15_75_2V4	1.2V	digital ethernet	1	EM15_75_2V4	5	PMIC	1A	
EM15_76_2V4	1.2V	digital ethernet	1	EM15_76_2V4	5	PMIC	1A	
EM15_77_2V4	1.2V	digital ethernet	1	EM15_77_2V4	5	PMIC	1A	
EM15_78_2V4	1.2V	digital ethernet	1	EM15_78_2V4	5	PMIC	1A	
EM15_79_2V4	1.2V	digital ethernet	1	EM15_79_2V4	5	PMIC	1A	
EM15_80_2V4	1.2V	digital ethernet	1	EM15_80_2V4	5	PMIC	1A	
EM15_81_2V4	1.2V	digital ethernet	1	EM15_81_2V4	5	PMIC	1A	
EM15_82_2V4	1.2V	digital ethernet	1	EM15_82_2V4	5	PMIC	1A	
EM15_83_2V4	1.2V	digital ethernet	1	EM15_83_2V4	5	PMIC	1A	
EM15_84_2V4	1.2V	digital ethernet	1	EM15_84_2V4	5	PMIC	1A	
EM15_85_2V4	1.2V	digital ethernet	1	EM15_85_2V4	5	PMIC	1A	
EM15_86_2V4	1.2V	digital ethernet	1	EM15_86_2V4	5	PMIC	1A	
EM15_87_2V4	1.2V	digital ethernet	1	EM15_87_2V4	5	PMIC	1A	
EM15_88_2V4	1.2V	digital ethernet	1	EM15_88_2V4	5	PMIC	1A	
EM15_89_2V4	1.2V	digital ethernet	1	EM15_89_2V4	5	PMIC	1A	
EM15_90_2V4	1.2V	digital ethernet	1	EM15_90_2V4	5	PMIC	1A	
EM15_91_2V4	1.2V	digital ethernet	1	EM15_91_2V4	5	PMIC	1A	
EM15_92_2V4	1.2V	digital ethernet	1	EM15_92_2V4	5	PMIC	1A	
EM15_93_2V4	1.2V	digital ethernet	1	EM15_93_2V4	5	PMIC	1A	
EM15_94_2V4	1.2V	digital ethernet	1	EM15_94_2V4	5	PMIC	1A	
EM15_95_2V4	1.2V	digital ethernet	1	EM15_95_2V4	5	PMIC	1A	
EM15_96_2V4	1.2V	digital ethernet	1	EM15_96_2V4	5	PMIC	1A	
EM15_97_2V4	1.2V	digital ethernet	1	EM15_97_2V4	5	PMIC	1A	



Note: 22uF, 6.3V 0603 cap is TDK C1608X5R0226M

i.MX6Q - POWER

- H14 VDDARM_IN_1
- J14 VDDARM_IN_2
- K14 VDDARM_IN_3
- L14 VDDARM_IN_4
- M14 VDDARM_IN_5
- N14 VDDARM_IN_6
- P14 VDDARM_IN_7
- R14 VDDARM_IN_8
- K9 VDDARM23_IN_1
- L9 VDDARM23_IN_2
- M9 VDDARM23_IN_3
- N9 VDDARM23_IN_4
- P9 VDDARM23_IN_5
- R9 VDDARM23_IN_6
- T9 VDDARM23_IN_7
- U9 VDDARM23_IN_8
- H16 VDDSOC_IN_1
- I16 VDDSOC_IN_2
- J16 VDDSOC_IN_3
- K16 VDDSOC_IN_4
- L16 VDDSOC_IN_5
- M16 VDDSOC_IN_6
- N16 VDDSOC_IN_7
- P16 VDDSOC_IN_8
- R16 VDDSOC_IN_9
- U16 VDDSOC_IN_10
- H9 VDDHIGH_IN_1
- J9 VDDHIGH_IN_2
- G11 VDDSNVS_IN
- A13 GND_1
- A23 GND_2
- A3 GND_3
- A4 GND_4
- AA10 GND_5
- AA13 GND_6
- AA16 GND_7
- AA19 GND_8
- AA22 GND_9
- AA7 GND_10
- AB24 GND_11
- AB1 GND_12
- AD10 GND_13
- AD13 GND_14
- AD16 GND_15
- AD19 GND_16
- AD22 GND_17
- AB1 GND_18
- AD7 GND_19
- AE1 GND_20
- AE3 GND_21
- B1 GND_22
- C1 GND_23
- C10 GND_24
- C4 GND_25
- D1 GND_26
- D2 GND_27
- DE GND_28
- DE GND_29
- ES GND_30
- E1 GND_31
- E2 GND_32
- E5 GND_33
- E7 GND_34
- E8 GND_35
- F8 GND_36
- F10 GND_37
- G10 GND_38
- G19 GND_39
- H1 GND_40
- H2 GND_41
- H3 GND_42
- H8 GND_43
- J12 GND_44
- I15 GND_45
- J18 GND_46
- J6 GND_47
- K7 GND_48
- K10 GND_49
- K13 GND_50
- K15 GND_51
- K18 GND_52
- K3 GND_53
- L10 GND_54
- L12 GND_55
- L15 GND_56
- L18 GND_57
- L4 GND_58
- L5 GND_59
- L8 GND_60
- M10 GND_61
- M12 GND_62
- M15 GND_63
- M18 GND_64
- M8 GND_65
- N10 GND_66
- N15 GND_67
- N18 GND_68
- N8 GND_69
- P10 GND_70
- P12 GND_71
- P15 GND_72
- P18 GND_73
- P8 GND_74
- R12 GND_75
- R15 GND_76
- R17 GND_77
- R8 GND_78
- T11 GND_79
- GND_80
- GND_81
- GND_82
- GND_83
- GND_84
- GND_85
- GND_86
- GND_87
- GND_88
- GND_89
- GND_90
- GND_91
- GND_92
- GND_93
- GND_94
- GND_95
- GND_96
- GND_97
- GND_98
- GND_99
- GND_100
- GND_101
- GND_102
- GND_103
- GND_104
- GND_105
- GND_106
- GND_107


~~i.MX6 Q, DL: short~~
~~i.MX6 D: open~~
~~i.MX6 Q, DL: open~~
~~i.MX6 D: short~~


Copyright 2014 Andrew "bunnie" Huang




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Title		Revision	
Novena PVT2-A			
Size	Number		
C			
Date	7/8/2014	Sheet of	
File	F:\tagework\02cpu_power\SchDoc	Drawn By	






+8V on J10P to program OTP
 Remove R15P, populate R17P, C52P, C53P to program
 Remove R15P, R17P, populate R16P, C52P, C53P to boot from fuses



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0






Copyright 2014 Andrew "bunnie" Huang

Novena PVT2-A		
Title	Number	Revision
Size		
Date:	7/8/2014	Sheet of
File:	F:\largework\04pwr_pmic.SchDoc	Drawn By:

Note: Do not use JP10N power plug when plugged into charger/battery board via J10N!!!!


Note: use R31N only in fixed installations. Remove if used with battery (rely on battery MCU to guarantee input cap discharge)



Copyright 2014 Andrew "bunnie" Huang

Title		Revision	
Novena PVT2-A			
Size	Number		
B			
Date:	7/8/2014	Sheet of	
File:	F:\largework\05pwr_input_SchDoc	Drawn By:	

Bit position	BT_MD			BT_CFG1							BT_CFG2							
	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Common bits	A	A	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
serial vs. normal	A	A		B	B					C	C							
SD vs. SATA																		
SD int. vext																		




BOOT_CFG1[7:0]: 0XX0 00X0
 BOOT_CFG2[7:0]: 001X X000

Default boot: internal microSD
 Boot select header precedence: P_USB (A) > P_SATA (B) > P_EXT (C)
 P_FUSE must be used alone, if at all





Copyright 2014 Andrew "bunnie" Huang

Novena PVT2-A		
Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\largework\06cpu_soc\SchDoc	Drawn By:

Internal microSD card (main boot)







External SD card





 Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0
 Copyright 2014 Andrew "bunnie" Huang

Title Novena PVT2-A		
Size B	Number	Revision
Date: 7/8/2014	Sheet of	
File: F:\largework\...07sdcard.SchDoc	Drawn By:	




SATA connector arrangement



uses M-F extender combo cables







For boot: compatible ONLY with SATA-II (3Gbps) drives
Optimized for use with SSDs



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang


Title		
Novena PVT2-A		
Size	Number	Revision
A		
Date:	7/8/2014	Sheet of
File:	F:\largework\..09sata.SchDoc	Drawn By:



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnic" Huang


Title: Novena PVT2-A		
Size: C	Number:	Revision:
Date: 7/8/2014	File: F:\tagwork\110ethernet100SCHDoc	Sheet of: 6
Drawn By:		Drawn By:



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Title Novena PVT2-A		
Size B	Number	Revision
Date: 7/8/2014	Sheet of	
File: F:\largework\11ethernetGbit_SchDoc	Drawn By:	



Wifi plug-in card symbol placeholders




Use ath9k-compatible PCIe card
 Suggestions at left are for b/g/n 1x1 low-cost solution
 Other options exist for a/b/g/n 2x2, 3x3 MIMO + BT combo
 (note BT combo is via mPCIe embedded USB interface)


- NT10X
- DNXA-125 or DNXA-95 PCIe half-sized card, unex.com.tw
- NT11X
- U.FL 2.5GHz antenna
- NT12X
- U.FL 2.5GHz antenna


 Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Title Novena PVT2-A		
Size B	Number	Revision
Date: 7/8/2014	Sheet of	
File: F:\largework\12mPCIe.SchDoc	Drawn By:	






Microphone configured for pseudo-differential operation

note: reprogram in BSP to 3.0V for micbias use, in case AUD_P3.3V is too noisy


Note: TS4990IST can be substituted for NS4890



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Title		Revision	
Novena PVT2-A			
Size	Number		
B			
Date:	7/8/2014	Sheet of	
File:	F:\largework\14audio\SchDoc	Drawn By:	



High speed expansion notes:
 All power generation is local to expansion board.
 Connects to 2x AD9286 or DA1118/90 500MSPS 8-bit ADCs
 8 LVDS pairs + clock in LVDS[A,B] for OR LVDS for clockout
 SPI CLK, DRD CS for config (use local inverter to generate 2x CS)
 19 digital I/O total - 3 for SPI leaves 16 for I/A use
 DDC, SDA/SDC SCL for I2C config use
 Bally matched F_DMX* F_DX14 F_DX17 F_DX18 - use for SPI
 Res are matched to within 500µm

Apoptosis function
 SN74AUP197 is configured as NOR-gate. B-input inverted
 When apoptosis is high, resetting the FPGA resets the CPU
 Apoptosis is normally pulled down, so if unconfigured,
 apoptosis is effectively inactive

Setting apoptosis creates a one-way 'trap', such that
 the FPGA can only be configured once after boot

CPU TAMPER RESETHMCCU








* WDOG_RST output from CPU is also provided
 May be necessary to tie that to apoptosis
 So a crash/watchdog reset forces apoptosis?

Copyright 2014 Andrew "bunnie" Huang



Title		Novena PVT2-A	
Size	Number	Revision	
C			
Date	7/8/2014	Sheet of	
File:	F:\argoswork\115pin\SchDoc	Drawn By	

Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Title		Revision	
Size	Number		
B			
Date:	7/8/2014	Sheet of	
File:	F:\largework\16gpio_misc\SchDoc	Drawn By:	